If synchronous functionality of the flip-flops is required, the Global Set Reset signal can't implement the set/reset signal. To get the highest area utilization out of the device, latches and flip-flops are best grouped in multiples of the PFU's register capacity. Most of the time, this extra logic ends up on the registers' datapath, increasing area and delay.Įach PFU can implement up to a certain number of latch and/or flip-flops that share some of its inputs. If the code implements a register functionality that's not represented by a corresponding macro in the library, the extra functionality will be added to the circuit using additional logic. A basic understanding of the FPGA architecture to be used is a must.ĭesigners have to keep in mind the kinds of flip-flops and latches that are available in the vendor's macro library. But, this won't happen unless the HDL code contains the correct description. In order for a latch or flip-flop to be implemented correctly, the synthesis tool must instantiate the proper library macro. It helps to compare these three methods, incorporating coding styles that would be targeted to reduce the aforementioned synthesis inefficiencies.įlip-flops and latches in most LUT-based FPGAs can be configured in synchronous set/reset mode using the Local Set Reset (LSR) assigned by the designers.
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |